Processors

Exit

Question 1 of 1

  Time Left


0 [{"id":193029,"quiz_id":"11602","answer_id":null,"answerType_id":"2","created_at":"2017-04-25 16:21:57","updated_at":"2017-04-25 16:21:57","questionName":"Types of registers","questionTimeSeconds":"0","questionTimeMinutes":"2","questionImagePath":null,"position":null,"explanation":"","question_score_id":null,"lang":null,"questionAudioPath":null},{"id":193032,"quiz_id":"11602","answer_id":null,"answerType_id":"3","created_at":"2017-04-25 16:25:09","updated_at":"2017-04-25 16:25:09","questionName":"What's the order of the Fetch Execute Cycle?","questionTimeSeconds":"0","questionTimeMinutes":"2","questionImagePath":null,"position":null,"explanation":"","question_score_id":null,"lang":null,"questionAudioPath":null},{"id":193019,"quiz_id":"11602","answer_id":null,"answerType_id":"2","created_at":"2017-04-25 16:17:00","updated_at":"2017-04-25 16:17:00","questionName":"CPU components","questionTimeSeconds":"0","questionTimeMinutes":"2","questionImagePath":null,"position":null,"explanation":"","question_score_id":null,"lang":null,"questionAudioPath":null}]
193029
0
120
block

Types of registers

Match the text (click and drag)   

(0/0)




Match the text

Program counter

Memory Address Register

Memory Data Register

Current Instruction Register

Accumulator

Click and drag

Stores address of next instruction. Controls the sequence in which instructions are executed. It's incremented after being read.

Holds data currently being processed. Results of processing and arithmetic carried out in the ALU are stored here.

Holds the instruction while it's being decoded + executed. Contents of the MDR are copied to hre if it's an instruction.

Contents of the address specified in the MAR are copied to here. May be an instruction or data to be used with an instruction.

Holds the address in memory of the location containing the next piece of data to be read/next instruction to be used.


193032
0
120
none
193019
0
120
none